gineering (NRE) design cost constitutes an essential part of the investment-risk assessment and planning phases of new product development. A product's NRE design cost is the number of staff-months required to successfully complete its design. This information is essential in determining the human resources needed to meet a project's timeto-market constraints.
For low-complexity development processes that target relatively stable products, relying on experienced managers to produce NRE design cost estimates is reasonable. But microprocessor design and other leading-edge product development processes often involve hundreds of designers, perhaps located at geographically distinct sites, and consist of a formidable number of tasks. These processes require a more systematic way of generating NRE design cost estimates. [1] [2] [3] To that end, we have developed an NRE design cost estimation model and implemented it in a tool called NREC. NREC assists managers in making a fine-grained estimate of a project's NRE design costs, from requirements to final layout, as well as in tracking and assessing costs of completed projects. The tool also enables managers to systematically validate and tune the cost model's parameters according to the particular history of a project's design environment.
NRE cost model basics
Estimating the number of staff-months required for designing a new product is not a trivial task, mainly because it involves complex human factors. The subjective nature of these factors makes them virtually impossible to represent in analytical form. An NRE design cost estimation tool thus must rely on a statistical model. Moreover, the model's parameters must be intuitive to managers, or the tool may fail in its ultimate purpose: effectively assisting risk assessment and planning of new product development processes.
To produce a model that is both simple and intuitive, we merged a significant number of design process variables, such as designer expertise, relative task complexity, and available CAD tools, into only two statistically derived parameters: complexity and productivity. [4] [5] [6] The model also requires a size estimate of objects involved in the design task. The NRE design cost estimate's accuracy depends on the size factor's accuracy. To be effective, a tool based on the model must facilitate accurate size estimates and statistically meaningful productivity and complexity factors.
NREC computes the NRE cost of a design task, such as the logic design of a multiplier, as the product of the size, complexity, and productivity factors. The first factor accounts for the size of the design object or set of design objects to be considered in the design task. In our example, the design object is the multiplier. Since NRE design cost estimation occurs before the project starts, the size factor must be an estimate, expressed in number of gates or transistors.
The second factor, complexity, accounts for the task's relative difficulty in a particular design environment. For instance, if our multiplier has unusually stringent speed and/or power requirements, the complexity factor captures this difficulty and translates it into a specific increase in the activity's cost.
Productivity, given in staff-months per size unit, establishes the pace at which this task typically progresses. Since the previous factor has accounted for the task's relative complexity, we determine the productivity factor assuming an average-complexity task of this type in the target design environment.
An important feature of our model as implemented in NREC is that users can adjust its accuracy level. For example, during the initial, risk assessment phases of new product development, quickly produced rough cost estimates may suffice. Later, during the project's detailed planning, accurate estimates will be necessary. NREC lets managers achieve the desired level of accuracy by recursively decomposing the proposed product into subcomponents for which they can derive meaningful values-say, for size and complexity factors-from the history of previous projects. They can then compute the NRE cost of each activity to be undertaken for each subcomponent, considering specialized-staff categories such as architectural designers and digital designers. The more specific these categories, the more meaningful their corresponding productivity factors.
Estimating building-block cost
NREC symbolically represents design objects (as complex as a microprocessor or as simple as an adder) as building blocks, which are the basic unit of design cost estimates. A manager interested in quickly generating a rough estimate of the NRE design cost of a product-for example, a digital signal processor-can represent the entire DSP with a single building block.
Sizing. As Figure 1 shows, building blocks are characterized by type, and contain local and remote size spaces. The building-block type identifies the class of design object being considered-for example, microprocessor, DSP, cache, or register file. (Building blocks are fully customizable in NREC and thus can be as specific as the user desires.) A building block's local size space comprises a set of fundamental circuit types and a set of building-block abstractions. These constructs capture information on the size of design objects. The remote size space is populated by the set of sub-building blocks (components) defined for the building block. Sub-building blocks appear in Figure 1 as dashed-line boxes. (In this section we describe NRE design cost estimation for building blocks with empty remote spaces-that is, with no sub-building blocks.) NREC can estimate a building block's total size as the summation of the sizes of its fundamental circuit types or, alternatively, as a single value representing one of its building-block abstractions. For instance, NREC can give the total size of the DSP building block in Figure 1 as the summation of the sizes of all its SRAM, ROM, and logic circuits or as the number of instructions in its instruction set.
Fundamental circuit types represent a low-level partitioning of individual building blocks into concrete circuit categories. NREC makes size estimates for these partitions, using an adequate fundamental size unit, such as a gate or transistor. A size unit is defined for each fundamental circuit type. For simplicity, Figure 1 shows only four fundamental circuit types. Like building blocks, fundamental circuit types are customizable in NREC and therefore can be as specific as desired.
Building-block abstractions support NRE cost estimation for highly abstract activities, such as the partitioning and style selection undertaken during hardware-software codesign. Examples of building-block abstractions include the instruction set, the behavioral description, and the finitestate machine. We express sizes for building-block abstractions in abstract units. For these three examples, the size units might be the number of instructions, the number of code lines, and the number of states. Unlike the size units for fundamental circuit types, size estimates for building- . block abstractions consider the entire design object, not just a part of it. Sizing a particular building block thus means sizing all its fundamental circuit types and all its building-block abstractions. We express the individual size of a fundamental circuit type or of a building-block abstraction in terms of two quantities, "total" and "repeated," both with zero as the default value. Suppose we are sizing the fundamental circuit type custom logic for a building block-a controller, for example. Total is an estimate of the total number of custom gates used in the controller; repeated is an estimate of the number of custom gates repeated in the controller. We express those quantities in an adequate unit of measure-in this case, gate. When the concept of repeated elements does not apply-for instance, in the case of the instruction set building-block abstraction-repeated simply remains at its zero default value.
Determining cost. As represented in NREC, buildingblock design typically consists of a series of activities, such as architectural design, custom logic design, and memory design. These activities are performed by architectural designers, digital designers, analog designers, and so forth. An activity may involve more than one category of employee. For instance, architectural design may involve architectural designers, digital designers, and test engineers. NREC users can customize the set of design activities required by each building-block type and the categories of employees involved in each design activity.
We define partial NRE activity cost (NREC-P) as the number of staff-months spent by a category of employees on an activity. The total NRE design cost of a building block (NREC-BB) is thus the summation of all the building block's NREC-Ps:
ACT i is activity i (for example, architectural design), and COE k is employee category k (for example, architectural designers). NREC-P(ACT i , COE k ) denotes the partial NRE activity cost of employee category k in the context of activity i (the number of architectural-designer-months required for architectural design). We compute NREC-P(ACT i , COE k ) as follows:
Effective size. The target set of activity i, denoted TargetSet i , is the subset of fundamental circuit types or the buildingblock abstraction to which that activity applies. For example, the target set of architectural design comprises all the fundamental circuit types defined for the building block in question, whereas the target set of custom logic design comprises only the fundamental circuit type custom logic.
Accordingly, the first term in equation 1, EffectSize (TargetSet i ), is the effective, or operative, size of the target set of activity i. If activity i targets a subset of fundamental circuit types, we define EffectSize(TargetSet i ) as the summation of the effective sizes of each fundamental circuit type contained in this subset. Otherwise, if the activity targets a building-block abstraction, EffectSize(TargetSet i ) is the effective size of that building-block abstraction.
The effective size of an individual fundamental circuit type (in the context of activity i) is
where the activity's WeightingFactor i can take any value in the interval [0, 1] and accounts for the impact of the number of repeated elements in the activity's NRE cost. Synthesis activities tend to have weighting factors very close to 1, since identical elements need be synthesized only once. Testing activities, on the other hand, tend to have significantly smaller weighting factors, since the set of identical elements must still be tested in the context of the whole design object. We compute the effective size of building-block abstractions similarly. Whenever the concept of repeated elements does not apply to a particular activity, the activity's WeightingFactor takes its zero default value.
A final observation about the computation of effective sizes for activities, such as architectural design, that target more than one fundamental circuit type: When different units of measure are involved-say, gate and transistorwe first convert the size of each target circuit type to the reference size unit (using predefined conversion factors). The reference size unit is one of the available size units, such as gate. Users can customize the reference size unit and the corresponding conversion factors in NREC.
Complexity factors. The second term in equation 1, ComplxFacts i,k , captures the relative complexity of an activity in the context of a particular building block (compared to an average complexity for an activity of the same type in the same environment). ComplxFacts i,k is the product of two factors, both with default values of 1: intrinsic complexity and extrinsic complexity. Intrinsic complexity expresses the (average) internal complexity of the various instances of a particular circuit type or of the various entities in a building-block abstraction, in the context of the activity being considered. For the custom logic design activity, say, if the building block's
custom logic gates have stringent performance specifications (that they must have very low propagation times, for example), the intrinsic complexity factor must be correspondingly higher than 1.
Extrinsic complexity expresses the complexity involved in adequately integrating the individual instances of a particular circuit type or of the entities in a building-block abstraction, again in the context of a particular activity. For instance, in the custom logic design activity, if the area allocated for a building block's custom logic gates is, on average, comfortably large, the extrinsic complexity factor should be lower than 1. When a complexity factor does not apply to a particular activity, it takes the default value 1.
Productivity factor. ProdFact i,k in equation 1 denotes the productivity factor, which we measure in staff-months per size unit. ProdFact i,k applies independently to each category of employees involved in the activity under consideration. Whereas the complexity factors capture the deviation from average complexity, the productivity factor reflects the average productivity of a category of employees in the context of a particular activity and design environment.
Reuse factor. The last term in equation 1, ReuseFactor i,k , can take any value in the interval [0, 1]; it expresses the reduction in effort due to the reuse of entire building blocks. For instance, if a controller designed during a previous DSP project is fully reused in a new DSP project, synthesis activities for the controller building block in the new project have a reuse factor of approximately 1. In other words, the project requires virtually no staff-months for synthesis. (Observe that the weighting factor defined earlier accounts for finegrained reuse of entities within a building block, but the reuse factor just defined accounts for coarse-grained reuse of entire building blocks, possibly from previous projects.)
Estimating project cost
For more accurate estimation and assessment of NRE design costs, NREC enables users to build a hierarchy of building blocks. Instead of representing an entire DSP, say, as a single design object, a manager can create a more detailed characterization of the DSP. This is the aim of the project hierarchy.
Project hierarchy.
To estimate and track design components' costs individually and precisely, the user identifies them as building blocks in a project hierarchy. (As a result, some structural components derived during the design process may end up not explicitly identified in the project's NRE cost model, and some may be merged in just one building block.) In defining the project hierarchy, the user recursively decomposes building blocks (by defining sub-building blocks within them) until the adequate granularity of cost estimation for the project is achieved. For instance, in a microprocessor design project, typical sub-building blocks are the cache and the controller. Figure  2 illustrates how NREC defines the microprocessor project hierarchy (we explain noncumulative activity later).
By instantiating a building block in the project hierarchy, the user creates a local size space and a remote size space in association with that building block instance. As we explained earlier, the local size space holds the set of fundamental circuit types and the set of building-block abstractions defined for the particular type of building block. The remote size space holds the sub-building blocks instantiated for that building block (in the project hierarchy). The size estimates entered in the building block's local space must not include the sizes of any of its sub-building blocks because their NRE design costs will be independently computed.
Let us illustrate the idea with an example. Consider the project hierarchy in Figure 2 , whose main building block is a microprocessor. A microprocessor's project hierarchy would certainly be more complex than the one shown here, but for simplicity we have reduced it to only four components. (Ignore for now the activity bubbles in the figure.) In this hierarchy, the sizes to be entered in the microprocessor's local space will account for all its structural components except the cache and .
controller. The controller has no sub-building blocks, and therefore its size will be fully accommodated locally. The cache building block introduces a new component (unnamed in Figure 2) ; this component's size will be remotely accommodated (that is, shifted to the particular sub-building block).
Design activities. For a specific project hierarchy, NREC computes the project's NRE design cost as the summation of the NRE design costs of each building block instantiated in the hierarchy. Recall that an individual building block's NRE design cost is the summation of all its partial NRE activity costs.
Design activities can be either cumulative or noncumulative. For a noncumulative activity, NRE cost computation considers only the associated building block's local size. For instance, for a noncumulative custom-logic-design activity, the NRE cost computation considers only the fundamental circuit type custom logic of the activity's target building block. Figure 2 illustrates noncumulative activity for the microprocessor example. The figure shows that a total of four partial NRE costs will be computed for the custom-logic-design activity, one for each building block defined in the project hierarchy. We can compute the total cost of custom logic design for the project by adding the custom-logicdesign costs of all the building blocks in the hierarchy.
A better way to handle some activities, particularly global activities, is to flatten the building block's project hierarchy. For instance, architectural design requires an estimate of the total system size. Thus, it is better to define this activity as targeting not only the local sizes associated with the project's top-level building block but also (recursively) all its sub-building blocks. NREC provides cumulative design activities for exactly that purpose. Specifically, a cumulative design activity computes its target size as the summation of its building block's local target size plus the target sizes of all descendant components, and does so recursively until it reaches the lowest level of building blocks. Figure 3 illustrates a cumulative activity (specifically, architectural design) being applied to the various building blocks defined for the microprocessor example. Only one NRE cost will be computed, in association with the top building block, and yet the estimate will consider the microprocessor's total size.
NREC's library defines the set of activities to be performed for each building-block type, and their characterization as cumulative or noncumulative activities. Users can tailor these definitions for each environment. .
Using the NREC tool
In creating a new project in NREC, the user incrementally defines a building-block hierarchy, thus explicitly establishing the appropriate granularity for the estimate of the project's partial NRE activity costs. Then, NREC automatically determines the set of partial activities required by each building block, and the user starts accessing the project in one of two fundamental modes: estimation or tracking. In addition, NREC provides statistics on previous or ongoing projects on the user's demand. Such statistics assist in on-line estimation of parameters such as the complexity and productivity factors. They also allow individual and/or comparative assessments of design processes in a particular design environment.
Creating the project hierarchy. To incrementally define a building-block hierarchy, the user inspects and/or modifies the hierarchy, using the NREC browser shown in Figure 4 . The browser identifies building blocks and sub-building blocks by type, followed by a unique name (for example, DSP.DSP_300 and Controller.Controller_1).
Estimating NRE costs. During a project's estimation phase, the user must provide a size estimate for the various building blocks defined in the project hierarchy. Figure 5 shows the user's entry of the estimated total and repeated sizes (30,000 and 10,000 gates) for the fundamental circuit type (FCT) Custom_Logic of the building block Controller.My_Controller.
Recall that partial NRE activity cost estimation is performed on a building-block basis. So, after selecting a building block, the user must provide complexity, productivity, and reuse factors for each class of employees involved in each activity defined for the building block. Figure 6 shows the dialog used to select a partial activity (Activity and Category of employees) and enter the required factors. At this point, the user can request assistance in specifying the complexity and productivity factors, by clicking on the statistics button. The resulting NRE cost (2.5 staff-months) appears on the same dialog display. . Tracking NRE costs. During the tracking phase, the user inputs the actual sizes of completed building blocks in the project hierarchy. Then, for each building block, the user enters the actual cost of each partial activity (the number of staff-months actually spent on each partial activity) and also the actual reuse factor.
NREC's main output during the tracking phase is an interpretation of possible errors incurred during estimation. NREC gives this interpretation in terms of two elements: the modified product of complexity factors and the modified productivity factor. The modified product of complexity factors assumes that the originally provided productivity factor was correctly estimated, and computes the product of complexity factors that would have led to the tracked (that is, actual) partial NRE activity cost. The modified productivity factor, on the other hand, assumes that the provided complexity factors were correctly estimated, and computes the productivity factor that would have led to the tracked NRE cost. These two values provide two error estimation bounds: maximum deviation from actual complexity and maximum deviation from actual productivity that each partial activity might have incurred. (Both computations assume tracked reuse factors and tracked building-block sizes.)
Statistics. NREC has a database that captures all estimation and tracking data on every project undertaken in a particular environment. The user can access this data in various ways, using NREC's statistics mode. Suppose, for instance, that a user wants to know the average productivity factor of digital designers for memory design. By clicking on the statistics button, the user can select from a sample of such projects, filtered by date. After identifying a set of relevant projects, the user selects building blocks of interest within these projects. The user can filter the sample of building blocks by type, by local or cumulative size, and by name. Finally, the user specifies a partial activity of interest in the selected building blocks. In Figure 7 , after the user selects the partial activity Memory_Design.Digital_Designer, the display shows minimum, average, and maximum productivity factors for the selected building-block sample. For example, 0.003 (staffmonths per 1,000 size units) is the minimum estimated productivity factor; 0.0035 is the minimum tracked (or modified) productivity factor.
Using a similar method, users can also assess target productivity increases at a desired level of granularity. They can assess the effect on productivity of introducing a new CAD tool, for example; in principle, a more powerful tool should lead to an increase in productivity factors. NREC will quantify such an increase in the resulting modified productivity factors for the relevant partial activities. Improved design methods should decrease the complexity factors of at least a few partial activities. Again, the corresponding modified product of complexity factors will reflect these variations, which from then on, can be considered in new projects.
THE BETA VERSION OF NREC was released for use by Sematech member companies in December 1996. The distribution package includes the NREC information model and a maintenance program for creating and modifying li- . braries. A Web site providing executable programs and documentation is available to Sematech member companies.
In the future we intend to fully automate NREC's tracking phase by using the Minerva design process planning and management system 2 to feed relevant design information directly to NREC. In addition to improving efficiency, the automatic capture of tracking data will enhance NREC's design process assessment capabilities. Minerva will provide information such as designer team sizes, specific CAD tools, design methodologies, and activity durations. NREC will correlate this information with the modified productivity and complexity factors of the various activities involved in a project. Users will thus have access to data on the impact of team size on productivity factors, the comparative impact of CAD tools on productivity factors, and the comparative impact of various design methodologies on complexity factors. 
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